



# LIQUID CRYSTALS APPLICATIONS AND USES

Vol. I

Edited by  
Birendra Bahadur

WILEY-INTERSCIENCE

BEST AVAILABLE COPY



# 15

## *Active Matrix LC Displays*

F.C. Luo

GE - Aircraft Electronics Division

c/o Corporate Research & Development Center

P.O. Box 8, Schenectady, NY 12301

15.1	Introduction	397
15.2	Device History	398
15.3	Device Operation	401
15.3.1	TFT-LC	401
15.3.2	Diode-LC	408
15.4	Array Fabrication	410
15.4.1	TFT Material	410
15.4.2	TFT Structure	411
15.4.3	a-Si TFT	412
15.4.4	Poly-Si TFT	415
15.4.5	CdSe TFT	419
15.4.6	Diode	420
15.5	Cell Assembly	421
15.6	Optical Performance	424
15.7	Status and Future Trend	431
15.8	Conclusion	433
15.9	Acknowledgments	433

### 15.1 INTRODUCTION

In the last few years the liquid crystal (LC) technology has made significant progress in expanding the size, resolution and performance of matrix addressed LC displays. Multiplexed twisted nematic (TN) LC cells of up to 200 lines<sup>1</sup> have been demonstrated. Multiplexed super twisted nematic (STN) LC color displays of up to 768 lines are available



in the market<sup>2</sup>. However, severe limitations in cell performance such as response time, viewing angle and grey scale operation at elevated temperatures still exist. The ultimate preferred solution for large area, high information content, color, grey-scale display applications is still the active-matrix (AM) LC approach. A comparison in performance between AM LC cells and simple multiplexed LC cells is shown in Table 15.1. Presently, consumer AM LC color televisions up to 6" diagonal are available in the market. AM LC cells up to 14" diagonal have been demonstrated<sup>3,4</sup>. Applications of AM LC in the military avionic devices have been actively pursued<sup>5</sup>. Some of these devices have been designed for the next generation aircraft cockpits. The era of large-area color AM LC display is arriving. This paper will describe the development history, device operation, fabrication processes, and performance of AM LC devices. The future development trend of the device will also be discussed.

Table 15.1. A comparison in performance between AM LC and simple multiplexed cells

	<u>Active Matrix</u>	<u>Simple Multiplexed</u>
LC Mode	TN	STN
Contrast Ratio	100 : 1	15 : 1
Viewing Angle CR>5	Horizontal : $\pm 60^\circ$ Vertical : $+45^\circ - 30^\circ$	Horizontal : $\pm 30^\circ$ Vertical : $\pm 25^\circ$
Response Time	30 - 50 ms	150 ms
Multiplexed Lines	>1000	400
Grey Scale	>16	8

## 15.2 DEVICE HISTORY

An AM LC display incorporates an active matrix circuit in the LC cell to assist the electrical addressing of the cell. The AM circuit



has an active device in every pixel element defined by the crossover of row and column bus lines. In a broad definition, the active device in an AM LC display has often been interpreted as a device with nonlinear characteristics. The nonlinear element can be either a two-terminal or a three-terminal device. The two terminal devices for this application started in 1980 with the  $\text{Ta}_2\text{O}_5$  MIMs<sup>6</sup> (metal-insulator-metal), now include ring diodes<sup>7</sup>, back to back diodes<sup>8</sup>, PIN diodes<sup>9</sup> and  $\text{SiNx}$  MIMs<sup>10</sup>. The three terminal devices are thin-film transistors (TFT).

The two terminal devices (or diodes) are generally considered as an intermediate approach between a direct multiplexed LC cell and a three terminal device because they have severe limitations in grey scale performance and display size due to stringent requirements on device uniformity and threshold stability. Despite some potential advantages in device simplicity and fabrication cost saving of the two terminal devices, three terminal devices have become the selected technology and have received the predominant attention in the industry. So far only one MIM small size pocket TV has appeared on the market<sup>11</sup>. In this paper, we will put more emphasis of our discussions on the TFT devices.

The invention of TFT dated back to 1930's when Lilienfeld was issued a U.S. Patent in 1933<sup>12</sup> and Heil a German Patent a year later<sup>13</sup>. The first working TFT was realized by Weimer at RCA in 1962<sup>14</sup> using CdS as the semiconductor. There was a flurry of research activities<sup>15,16,17</sup> around the world on TFT's and their applications in the 1960's. However, the interest faded away near the end of the decade when the Si MOS transistor established its superiority for the application in integrated circuits. The matrix circuit incorporating a field-effect transistor and a capacitor in every pixel element for the addressing of an LC display, which is still widely used today, was first reported by Lechner<sup>18</sup> in 1971. Fisher<sup>19,20</sup> et al reported on the design of a LC color TV panel in 1972. The first attempt of constructing a TFT-LC panel was reported on in 1973 by the Westinghouse group led by Brody<sup>21</sup> which demonstrated the switching ON and OFF of one row of



pixels in a 6"x6" 20 line-per-inch (lpi) panel.\* The first fully operational TFT-LC alphanumeric panel was achieved in 1974<sup>24</sup> followed by the reporting of the video performance of a 6"x6" 30 lpi TFT-LC panel in 1978<sup>25</sup> all using CdSe. The performance of the 1978 panel is shown in Fig. 15.1. During the 1970's, the primary efforts on TFT-LC development were conducted at Westinghouse Research Laboratory using CdSe TFT's fabricated by the shadow mask technique<sup>26</sup> with display resolution limited to less than 50 lpi. The display resolution of CdSe TFT devices were increased to 50 lpi by a hybrid process combining shadow mask and photolithography<sup>27,28</sup> and to 80 lpi and 640x400 elements on an 8"x5" active area by using an all-photolithographic<sup>29</sup> process.

Since the beginning of the 1980's, there has been an upsurge of interest in the TFT-LC technology. This probably is due to the following reasons:

1. The availability of a-Si and poly-Si as the semiconductor material for the TFT which could utilize conventional semiconductor processing equipment for the fabrication of these devices.
2. The explosion of development of the personal and lap top computers which require a high performance flat panel display.
3. The inadequacy and limitation of the performance of directly multiplexed LC displays.
4. The potential for the development of the pocket and personal TV market.

Currently, panel sizes up to 14" diagonal have been reported. Pocket TV's of up to 6" diagonal are in production. An industry of TFT-LCD's is emerging.

\*A program on TFT addressed electroluminescence (EL) panels was conducted in parallel with the TFT-LC effort at Westinghouse resulted in the demonstration of 6"x6" 20 lpi and 30 lpi TFT-El panels in 1973<sup>22</sup> and 1975<sup>23</sup> respectively.



### 15.3 DEVICE OPERATION

#### 15.3.1 TFT-LC

As shown in Fig. 15.2, a color TFT-LC cell consists of a TFT matrix circuit glass plate and a color filter glass plate with the liquid crystal layer sandwiched in between. Each pixel element in the




Figure 15.2 Cross sectional view of a TFT-LC cell<sup>30</sup>

display cell is defined by the row and column bus lines in the TFT matrix circuit. The electrical circuit diagram of each pixel element is shown in Fig. 15.3. Each pixel element has one TFT and a LC capacitor formed between the indium tin oxide (ITO) transparent output electrode on the TFT matrix circuit and the ITO back plane electrode on the color filter with the LC layer as the insulator. To operate the TFT-LC cell, an one-line-at-a-time addressing method is used. When a row (scan or gate line) is addressed, a positive pulse is applied to the line turning on all TFT's along the row. The TFT's act as switches transferring charges to LC capacitors from the respective columns (source or data lines). When other rows are addressed, a negative voltage is applied to the gate line turning OFF the TFT's along the line and holding the charges in the LC capacitors for one frame time until the line is addressed again. If the LC used in the cell is twisted nematic (TN), it is desirable to use AC voltage to drive the LC element. The polarity of the data voltage switches in alternate frames. An example of the



driving voltage waveforms of both the gate and the source lines is shown in Fig. 15.4<sup>31</sup>.




Figure 15.3 Electrical Circuit diagram of one pixel element




Figure 15.4 An example of the driving voltage waveforms of both the gate and source lines

The TFT device works like a MOSFET. The characteristics of a TFT generally can be represented by

$$I_{SD} = (W\mu C_g/L)V_{SD} (V_G - V_T - V_{SD}/2)$$

$$\text{when } V_{SD} \leq (V_G - V_T),$$

$$I_{SD} = (W\mu C_g/2L) (V_G - V_T)^2$$

$$\text{when } V_{SD} > (V_G - V_T),$$

where  $W$  is the width,  $L$  the length of the conducting channel of the TFT,  $\mu$  the effective mobility of the semiconductor,  $C_g$  the gate capacitance per unit area,  $V_{SD}$  the source-drain voltage,  $V_g$  the gate voltage,  $V_T$  the threshold voltage of the TFT and  $I_{SD}$  the source-drain current.

The requirement on the characteristics of the TFT's during the ON periods is

$$I_{ON} > 2K_1 C_{LC} V_{ON} N/T$$

where  $I_{ON}$  is the ON current of the TFT,  $K_1$  a constant,  $V_{ON}$  the ON voltage of the LC element,  $C_{LC}$  the capacitance of the LC element,  $N$  the number of addressed lines in the display and  $T$  the frame time. For a bi-level display such as an alphanumeric or graphic display, the requirement on the pixel voltage is not very tight since all voltage above the ON voltage of the LC element will be acceptable.  $K_1$  can



be a value between 1-10 to allow for any nonuniformity in the TFT's in the panel and the fact that the ON current of the TFT is not constant during the charging of the pixel<sup>31</sup>. For a 6.25" x 6.25" panel with 1024x1024 pixel elements,  $I_{ON}$  should be greater than  $1.09 \times 10^{-6} \text{A}$  if we pick  $K_1$  to be 5.

For a grey scale operation, the RC time constant is required to be at least one third of the charging period to obtain less than 5% error.  $K_1$  should be larger than 10. In this case,  $I_{ON}$  should be greater than  $2.18 \times 10^{-6} \text{A}$ . During the OFF periods, the TFT's are turned off. The OFF currents of the TFT's should be low so the charges stored in the LC capacitors will not leak away to affect the appearance of the panel. For a bi-level panel, there are two separate conditions. For an OFF pixel, the voltage on the pixel should not increase to a level exceeding the threshold voltage of the LC material and turn the pixel partially ON. For an ON pixel, the voltage on the pixel should not drop below a voltage so the pixel appears partially ON or OFF. For a typical LC material, this  $\Delta V$  should be smaller than 1.5V. The requirement on the OFF current of the TFT is

$$I_{OFF} < K_2 \Delta V C_{LC}/T$$

where  $K_2$  is an engineering factor which allows for the uniformity variations of TFT characteristics in a TFT array and the temperature variations of the OFF currents of the TFT's. For a typical a-Si TFT, the OFF current can increase by a factor of 10 when the temperature is raised from 20°C to 70°C. Again using the 1024x1024 cell as an example,  $\Delta V = 1.5 \text{V}$  and  $K_2 = 0.1$ ,  $I_{OFF}$  should be less than 3.28 pA.

For a grey-scale display  $\Delta V$  should be less than one grey level, or 0.08V for a 16-level panel,  $I_{OFF}$  should be less than 0.175 pA.

Another path for the charges stored in the LC capacitor to leak away is through the RC relaxation of the LC material itself<sup>32,33,34</sup>. For a 5% error of the RMS voltage on the LC capacitor, the RC time constant of the LC material is required to be 10 times the frame time



of addressing. For a display with a 16ms frame time, the RC time constant should be longer than 160ms. When considering the requirements of elevated-temperature performance of the cell, the room temperature RC time constant should be over 1 sec. In order to reduce the severe requirements on the TFT OFF currents and the LC RC time constant, a storage capacitor can be added to each pixel element<sup>18</sup>. The storage capacitor can be either a general ground capacitor<sup>35</sup> or a capacitor formed between the ITO output electrode and the following scan line<sup>28</sup>. The trade-off of these storage capacitor designs is the increased fabrication complexity and reduced yield. For displays with moderate and low resolution (<200 lines per inch) the storage capacitor is desirable but maybe not required. For high resolution displays (>500 lines per inch), the storage capacitor is considered to be a necessity.




Figure 15.5 Parasitic capacitances in a TFT-LC circuit




Figure 15.6 Voltage shift in the pixel voltage caused by the scan line voltage

In a TFT-LC circuit, there are many parasitic capacitances as shown in Fig. 15.5.  $C_{GD}$  is the capacitance in the TFT caused by the overlapping between the gate and drain electrodes.  $C_{GP}$  is the capacitance between the gate bus line and the ITO output electrode which is much smaller than  $C_{GD}$ . During the addressing of a line, when the scan line voltage is dropped from  $V_{ON}$  to  $V_{OFF}$  as shown in Fig. 15.6, a negative voltage shift  $\Delta V = \Delta V_g C_{GD} / (C_{LC} + C_{GD})$  results



where  $\Delta V_g = V_{ON} - V_{OFF}$ . Because the geometry of the TFT array is not always uniform across the whole cell, and because  $C_{LC}$  is not a constant depending on the voltage applied to the LC element, this voltage shift can not be compensated by a simple voltage shift of the backplane electrode which will result in the problems of flicker and degradation of grey scale performance.

Here again, a TFT array with a storage capacitor in each pixel has the advantage of reduced voltage shift from coupling. Because of the anisotropy of the LC material,  $C_{LC}$  is not constant varying from a minimum of  $C_{\perp}$  where no voltage is applied across the LC cell to a maximum of  $C_{\parallel}$  where the LC cell is fully turned ON. An example of a driving voltage compensation method<sup>36</sup> to achieve a symmetrical driving voltage across the LC cell is shown in Fig. 15.7. In this example,  $V_D$  is the data voltage applied to the data line,  $V_p$  the voltage to the LC pixel electrode,  $V_{com}$  the voltage of the common electrode,  $dV_{p\perp}$  the voltage shift when the LC is OFF,  $dV_{p\parallel}$  the voltage shift when the LC is ON. The solid line is the pixel voltage before the voltage shift and the dotted line after the voltage shift. The data voltage  $V_D = V_{sig-c} + V_{+amp}$  in one frame and  $V_D = V_{sig-c} - V_{-amp}$  in the next frame. Typically, to obtain a symmetrical voltage across the pixel in all frames  $V_{+amp}$  is smaller than  $V_{-amp}$  and  $V_{com} = V_{sig-c} - dV_{p\perp}$ .




Figure 15.7 A voltage compensation method to obtain a symmetrical LC driving voltage<sup>36</sup>



Another major source of grey scale voltage distortion is through the capacitance coupling from the data voltages. The factor of the capacitor coupling is  $(C_{sp}+C_{SD})/(C_{sp}+C_{SD}+C_{LC})$  where  $C_{sp}$  is the capacitance between the data line and the ITO output electrode and  $C_{SD}$  the source-drain capacitance of the TFT. For a 6V data voltage, this voltage shift could be in the order of 0.25V for a typical 164 lpi display design. Both neighboring data lines make contributions to this capacitance coupling effect. One example of this effect is a top to bottom brightness variation in the grey scale operation since the top of the cell sees the reverse-polarity data voltage for a shorter time than the bottom part of the cell. To compensate for this voltage shift, two methods have been proposed<sup>37, 38</sup>.

The first method<sup>37</sup> is the alternation of the data voltage polarity line by line and frame by frame. The second method<sup>38</sup> is to divide the addressing period of each line into two halves. In the first half, a normal data voltage  $V_i$  is applied. In the 2nd half, the TFT's in the row are turned off and a data complement voltage  $(V_m-V_i)$  is applied to the data line where  $V_m$  is a constant voltage.

As mentioned earlier, through the capacitance coupling between the gate and drain electrodes of a TFT and the gate line and the ITO electrode, the driving voltage across the LC cell is shifted by an amount which can be up to 4V in a typical 164 lpi TFT-LC cell. This LC voltage level shift can cause a net DC voltage on the LC element. When the driving voltage across an LC cell has a DC component, the transmission output of the cell has an asymmetry between the frame which has positive LC voltage and the next frame which has negative LC voltage. If the refresh rate of the cell is low, this can result in a visible flicker as shown in Fig. 15.8. One method to solve the problem is to increase the refresh rate to greater than 100 Hz so the flicker will not be visible<sup>39</sup>. Another method is using the line inversion technique mentioned earlier<sup>37, 40</sup>. An example of the optical response using the line inversion technique is shown in Fig. 15.9<sup>40</sup>.






Figure 15.8 Flicker in a cell<sup>40</sup>. The upper trace is the driving voltage, the lower trace the optical response of a pixel




Figure 15.9 Optical response of a flicker-free pixel<sup>40</sup>

Many schemes to reduce line and pixel defects by improved circuit designs have been proposed. To eliminate crossover shorts between the gate and data lines which can cause 2 defective lines, a few designs<sup>41, 42, 43</sup> put the data and gate lines on separate glass substrates. One example is shown in Fig. 15.10<sup>42</sup>. To reduce display pixel defects, many designs with redundant bus lines<sup>39</sup> and redundant TFT's<sup>44, 45, 46</sup> have been proposed. An example<sup>45</sup> is shown in Fig. 15.11.




Figure 15.10 A TFT-LC design eliminating crossover<sup>42</sup>



In this design, each pixel has 2 individual TFT's connecting the pixel electrode to 2 neighboring data lines. If the data line is open, the correct data is supplied to the pixel electrode through the neighboring data line. If one TFT is defective or shorted, the TFT can be repaired or removed by laser trimming. This design has the further advantage of being able to electrically test all pixels without probing to detect defective pixels. To obtain the redundancy for TFT defects, some trade-offs on process complexity and output pad active area are required.




Figure 15.11 A TFT-LC circuit design with redundant TFT's in each pixel<sup>45</sup>

### 15.3.2 Diode LC Device

The structure of diode-LC devices is shown in Fig. 15.12. The ITO scanning lines are delineated on one piece of the glass while the data lines with diodes and ITO output electrodes are delineated on the other piece of the glass with the LC material sandwiched in between.






Figure 15.12 Structure of a diode-LC monochrome device

The schematic diagram<sup>47</sup> of one element of the cell and the addressing waveforms are shown in Fig. 15.13 and 15.14 respectively. The I-V characteristics of the diode are highly nonlinear and can be represented either by  $I = KV \exp(BV^{1/2})$  for MIM or SiNx diodes or  $I = A(V)^n$  for some other devices. When addressing a cell the addressed scanning line receives  $V_2$ , the rest of the lines 0 V in the odd frame. On the data line, the ON pixel has  $-V_1$  and the OFF pixel  $+V_1$ . As a result, the voltage applied to an ON pixel is  $V_{ON} = (V_2 + V_1) - V_{td}$  where  $V_{td}$  is the threshold voltage of the diode. The requirements on the




Figure 15.13 Elemental circuit of a diode LC device<sup>47</sup>






Figure 15.14 Addressing waveforms for a diode-LC device<sup>47</sup>

voltages are:  $V_1 < V_{td}$ ,  $V_{ON} > V_{SLC}$ ,  $V_{OFF} = 0$  where  $V_{SLC}$  is the saturation voltage of the LC material. In the even frame, all voltages are inverted and an AC voltage is applied to the LC pixel. Since the diode threshold voltage  $V_{td}$  is a part of the pixel voltage, it is mandatory that the cell has a very uniform and stable  $V_{td}$  across the whole cell to obtain satisfactory operation. Another important requirement on the diode-LC device is that the parasitic capacitance of the diode  $C_p$  should be minimized ( $C_p/C_{LC} < 10$  where  $C_{LC}$  is the LC pixel capacitance) to reduce the capacitance coupled voltage shift.

#### 15.4 ARRAY FABRICATION

##### 15.4.1 TFT Material

Three semiconductor materials, i.e. amorphous silicon (a-Si), polycrystalline silicon (poly-Si) and cadmium selenide (CdSe) have been widely investigated for the active matrix display application, each with



its unique fabrication processes. Each material has its pros and cons. CdSe TFT's have the longest history and have the required characteristics to perform in the matrix circuit and the peripheral driver circuits, but have not demonstrated a large-area high resolution color display. Due to the low-off-current and adequate-ON-current characteristics and its commonality in processing equipment with Si MOS device fabrication, a-Si TFT's have been the most popular and developed material. However, because of the capability of integrating the peripheral driving circuits with the matrix circuit on the same substrate, poly-Si TFT's are posing as the material of the future. Table 2 summarizes the comparison of the three TFT materials.

Table 15.2. A comparison between a-Si, poly-Si and CdSe TFT's

	<u>a-Si</u>	<u>Poly-Si</u>	<u>CdSe</u>
Mobility ( $\text{cm}^2/\text{v-s}$ )	0.3 - 1	10 - 100	25 - 150
Substrate	hard glass/sodalime	hard glass/quartz	hard glass/sodalime
Processing Temperature	<300°C	600 - 1000°C	<350°C
ON/OFF ratio	$10^5 - 10^7$	$10^6$	$10^5 - 10^7$
OFF Current	<1 pA	1- 10 pA	1 - 10 pA
Integrated drivers	Difficult	Product	Lab. Demonstrated
Largest size (diagonal)	14"	9.5"	9.5"
Most Pixels	1100 x 1440	480 x 960	400 x 640

#### 15.4.2 TFT Structure

There have been two types of TFT structures commonly used in display applications as shown in Fig. 15.15(a) and (b). Fig. 15.15(a) is called an inverted staggered structure because the gate is at the bottom and the source-drain and the gate electrodes are on the opposite sides of the semiconductor. a-Si TFT arrays have used this structure






Figure 15.15(a)  
Inverted staggered TFT




Figure 15.15(b)  
Coplanar TFT

extensively. Fig. 15.15(b) is called a coplanar structure because the gate and the source-drain electrodes are on the same side of the semiconductor. This structure is popular with poly-Si TFT arrays. CdSe TFT arrays have used both structures.

#### 15.4.3 a-Si TFT

The development of a-Si TFT's has benefited significantly from the advancement of a-Si solar cells in the 1970's. Extensive knowledge on the deposition techniques and electrical characteristics was accumulated during those years. The material was first applied to the TFT application in 1979<sup>48</sup> and has been extremely successful in TFT-LC applications primarily due to its high resistivity. The fabrication processes can be generally classified in two types, A and B. The sequence of the fabrication process for type A device is shown in Fig. 15.16<sup>39</sup>. The starting substrate is usually a low-sodium-content hard glass such as Corning 7059 glass. The gate material can be Ti, Ti-Mo, Cr, Ta, and






Figure 15.16 Fabrication process of a type A a-Si TFT array<sup>39</sup>

Mo-Ta, mostly deposited by DC magnetron sputtering. Ta and Mo-Ta gates have been widely used because the materials can be anodized yielding a pinhole-free gate insulator<sup>49,4</sup>.

For the type A process, after the gate electrode delineation, a sandwich of SiNx, i-a-Si and n+ a-Si is deposited in one-vacuum-pump-down by the plasma enhanced chemical vapor deposition process (PECVD). The layers of n+ a-Si and i-a-Si are etched into islands for individual TFT's. After the delineations of S-D and ITO electrodes, the n+ a-Si layer is etched to form the conducting channels for the TFT's using the S-D electrode as the mask. A timed n+ a-Si or a differential n+ a-Si etch stopping at the intrinsic a-Si layer is used to etch away the n+ a-Si layer and leave behind the intrinsic a-Si layer. Finally, a thin SiNx layer is deposited on the array to passivate the devices.

For the type B process, a sandwich of SiNx, i-a-Si and SiNx is deposited in one-vacuum-pump-down using a PECVD. The top SiNx and i-a-Si layers are first etched into islands for individual TFT's, then the top SiNx layer is etched to expose the source-drain regions.



Following the etching, a thin layer of n+ a-Si and a source-drain metal are deposited in sequence in a PECVD and sputtering machine respectively. The source-drain (S-D) electrodes are patterned and etched. The typical S-D materials are Cr, Mo, Cr-Al and Ti. Finally, a thin ITO layer is deposited by sputtering and etched to form the LC output electrodes.

There are pros and cons comparing the two processes. The type B process requires 5 mask levels and needs careful cleaning of the interface before the deposition of the n+ a-Si layer to ensure obtaining good ohmic contacts for the TFT's. The type A process only requires 4 mask levels, however, because of the lack of efficient n+ a-Si etch stop, the thickness of the i-a-Si layer cannot be reduced to a few hundred angstroms to minimize the photoconductivity effect<sup>50</sup>. Also, in the type A device, the passivation SiNx layer is not deposited in the same pump down as the i-a-Si film, the OFF current and the photo current of the TFT in general are higher than type B devices<sup>51</sup>. The I-V characteristics of a typical a-Si TFT are shown in Fig. 15.17<sup>51</sup>. An




Figure 15.17 Characteristics of a typical a-Si TFT<sup>51</sup>



ON/OFF ratio greater than  $10^6$  and mobility between  $0.3\text{--}1\text{ cm}^2/\text{v}\cdot\text{s}$  have been reported.

There are threshold voltage shifts in the TFT when DC biases are applied to the device. In general, as shown in Fig. 15.18, the threshold voltage is shifted to positive under a positive bias and to negative under a negative bias<sup>52</sup>. This is caused by charge injection into the gate insulator layer. The variable-range hopping model for the conduction in SiNx was proposed by Powell<sup>53</sup>. Suzuki et al. showed that the voltage shift corresponds to the summation of positive and negative biased period<sup>54</sup>. However, in a dynamic TFT-LC operation, due to the compensating forces of the alternating positive and negative voltages applied to the TFT stable operations can be obtained<sup>55</sup>. Fig. 15.19 shows the change of the ON current of an a-Si TFT vs. time in a practical TFT-LC operation at elevated temperatures<sup>56</sup>. An operation of more than 4000 hrs. at  $80^\circ\text{C}$  is assured if a limit of 4 volts for the TFT threshold voltage is assumed.




Figure 15.18 Threshold voltage shift of a-Si TFT's under DC biases<sup>52</sup> (BIP is a buried isolated pixel-electrode TFT)

#### 15.4.4 Poly Si TFT

The fabrication processes of poly-Si TFT's are similar to the MOS technology. Poly-Si films are typically deposited by the low-pressure



CVD (LPCVD) process at around  $600^{\circ}\text{C}$ . The starting substrate is either quartz<sup>57</sup> or hard glass<sup>58</sup> depending on whether a thermally-grown oxide or a deposited low-temperature oxide is used as the gate oxide.




Figure 15.19 ON current change of an a-Si TFT vs time in a TFT-LC operation at elevated temperatures<sup>56</sup>

An example of the poly-Si TFT fabrication process is shown in Fig. 15.20<sup>58, 59</sup>. First a  $1500\text{\AA}$  phosphorous doped poly-Si layer is deposited on a hard glass substrate and then etched as the source-drain electrodes. Then a very thin layer (typically  $250\text{\AA}$ ) of undoped poly-Si film is deposited by a LPCVD system at  $600^{\circ}\text{C}$  and etched. An ITO film is then sputtered and etched into data lines and output electrodes. The gate insulator is  $1500\text{\AA}$ -thick  $\text{SiO}_2$  deposited by a thermal CVD machine. Finally the Cr gate electrodes are sputtered and delineated. For the high-temperature poly-Si TFT, the gate insulator is thermally grown at around  $1000^{\circ}\text{C}$  and the S-D doping is accomplished by ion implantation.




Figure 15.20 A poly-Si TFT fabrication process<sup>58</sup>



Self-aligned-gate processes have the advantage of minimized gate to drain electrode overlapping. Fig. 15.21 shows an example of a self-aligned-gate process<sup>60</sup>. First, a poly-Si layer is deposited and




Figure 15.21 A self-aligned-gate poly-Si TFT fabrication process<sup>60</sup>

patterned into islands. Then a layer of SiO<sub>2</sub> and a layer of poly-Si are deposited sequentially and etched, exposing the two ends of the poly-Si islands. The exposed poly-Si material is then doped by ion implantation. The top poly-Si serves as the gate electrode. The top poly-Si along with the SiO<sub>2</sub> layer also act as a mask defining the source drain regions of the TFT (self aligning). After depositing another layer of SiO<sub>2</sub> and via-hole etching, Al is deposited and delineated to serve as source-drain electrodes. Finally, ITO is sputter deposited and etched as output electrodes.

Another promising poly-Si process is to convert a-Si films into poly-Si films by laser annealing<sup>61</sup>. This way, both poly-Si and a-Si TFT's can be processed on the same substrate. The a-Si TFT's can be used for the matrix array and poly-Si TFT's for the driver circuits.

The characteristics of a typical poly-Si TFT fabricated by the low-temperature process are shown in Fig. 15.22<sup>58</sup>. The conducting channel width to length ratio is 10 $\mu$ m/10 $\mu$ m and the electron mobility is about 10 cm<sup>2</sup>/v-s. Electron mobilities in poly-Si TFT's up to 100 cm<sup>2</sup>/v-s have been reported.






Figure 15.22 Characteristics of a poly-Si TFT<sup>5,8</sup>

One of the major advantages of poly-Si TFT's is the application to integrated row-column driver circuits<sup>60</sup> which can significantly reduce the required display interconnections and increase the compactness and reliability of the display. For an interlaced TV operation, the row drivers should operate at 16 KHZ. The operation can be obtained by a semiconductor with a mobility of about  $0.5 \text{ cm}^2/\text{v-s}$ . Therefore, a-Si, poly-Si and CdSe all can be used for this application. For column drivers, the operating frequency has to be greater than 8 MHZ for mono and 23 MHZ for color panels. A minimum mobility of  $10 \text{ cm}^2/\text{v-s}$  is required which excludes a-Si.

Fig. 15.23 shows the operating frequency of typical poly-Si shift registers<sup>62</sup>. For a CMOS shift register with a 20-volt supply voltage, the maximum operation frequency is 1.25 MHZ. In order to obtain the required operating frequency, matrix switches<sup>63</sup> are used to divide the data lines into parallel blocks (such as 8 or 9). So far, demonstrated TFT-LC devices with integrated drivers have been limited to relatively small sizes (3" diagonal, 640x480)<sup>64</sup>. In the case of large-area






Figure 15.23 Output voltage vs. clock frequency characteristics of Poly-Si shift registers<sup>62</sup>

displays where the cost of the display is high, the integrated-driver approach may not be economical<sup>65</sup>. The size of the largest poly-Si cell has been 9.5", 480x960 pixels<sup>59</sup>.

#### 15.4.5 CdSe TFT

CdSe has been applied to AM displays since the 1970's<sup>19,66</sup>. It has the advantages of being a low-temperature processing material and having a relatively high mobility of up to 100 cm<sup>2</sup>/v-s. In the early days, CdSe devices were fabricated by using shadow masks<sup>26</sup> which had the limitations of low resolution (<50 lines per inch) and particle contamination. The largest reported CdSe TFT-LC cell was fabricated by an all-photolith process<sup>29</sup> on a 10"x7" glass with a resolution of 80 lpi and a pixel count of 640x400 elements (Litton is reported to be working on a 6"x8", 960x1280 cell). The flow chart of the process is shown in Fig. 15.24. The TFT's had the inverted-staggered structure. All layers were delineated by lift-off processes except the ITO layer, which was patterned by etching. The Ni gate electrodes, ITO output pads, and the Al<sub>2</sub>O<sub>3</sub> gate insulator were deposited by sputtering. The CdSe and In-Au source-drain electrodes were deposited on room-temperature substrates in a vacuum system which had a load lock and resistance-heated and electron-beam sources. Typical TFT's had ON currents of about 1μA at 20V<sub>g</sub> and 10V<sub>SD</sub> and OFF currents of about 100pA at 0V<sub>g</sub> and 10V<sub>SD</sub>.






Figure 15.24 Flow chart of an all-photolith CdSe TFT fabrication process<sup>29</sup>

The other reported CdSe fabrication process used the anodized Ta<sub>2</sub>O<sub>5</sub><sup>67</sup> as the gate oxide and demonstrated the operation of a 12,288-pixel 128x96 LC cell. In the report, TFT's had ON currents of 1.4  $\mu$ A at 20V<sub>g</sub> and 10V<sub>SD</sub> and OFF currents of <1pA at 0V<sub>g</sub> and 10V<sub>SD</sub>. The mobility of the CdSe film was 100 cm<sup>2</sup>/v-s.

One of the potential advantages of the CdSe TFT approach is the integration of row and column driver circuits with the matrix circuits. Some results have been reported<sup>68,69</sup>.

#### 15.4.6 Diode

The fabrication processes of the a-Si diode arrays are similar to a-Si TFT arrays which require 5-6 masking levels and the depositions and delineations of metals, ITO and a-Si layers. Fig. 15.25 shows the fabrication process of a MIM diode with the anodized Ta<sub>2</sub>O<sub>5</sub> as the insulator<sup>70</sup>. First, a Ta film is sputter deposited on the substrate coated with a layer of thermally grown Ta<sub>2</sub>O<sub>5</sub> film. Then the substrate is coated with a layer of 5000Å-thick polyimide film which is patterned into data lines and diodes. Using the polyimide film as a mask, the Ta film is dry etched into data lines with tapered edge profiles. Then the exposed edges of the Ta films are anodized in citric acid with 20-30V bias to obtain an oxide layer with a thickness of about






TANTALUM SPUTTERING ON  
THERMALLY GROWN TANTALUM PENTOXIDE



PHOTODEFINITION OF  
POLYIMIDE FILM



DRY ETCHING OF TANTALUM  
WITH TAPERED SIDES



ANODIZATION OF TANTALUM  
TAPERED SIDES AND PHOTODEFINITION  
OF ITO ELECTRODE



VAPOR DEPOSITION AND PHOTODEFINITION  
OF CHROMIUM

Figure 15.25 Fabrica-  
tion process of a  $\text{Ta}_2\text{O}_5$   
MIM diode<sup>70</sup>

500Å. Following the delineation of an ITO layer as the LC output electrode, a Cr layer is used to produce a symmetrical contact for the diode.

This process has the advantage of simplicity with only 3 photomasking steps. However, the problems with large parasitic capacitance and gradual I-V nonlinearity may prevent this device to achieve the large-area high quality grey scale performance.

### 15.5 CELL ASSEMBLY

The cross-sectional view of a TFT-LC cell is shown in Fig. 15.2. The cell consists of primarily two pieces of glass, i.e., one TFT array and one color filter with LC sandwiched in between. A typical fabrication process flow is shown in Fig. 15.26. First, both pieces of glass are coated with a thin layer of polyimide with a thickness ranging from a few hundreds to one thousand angstroms. Then both plates are rubbed in prearranged directions by a rubbing wheel to obtain LC molecule






Figure 15.26 Process flow of the cell assembly process

alignments. Next, a narrow strip of Epoxy is either dispensed or printed on the borders of the color filter glass to form a ring with a narrow opening. To obtain the proper spacing between the two glass plates, which ranges between 4 to 10  $\mu\text{m}$ , fiber glass spacer rods or spacer beads are dispensed randomly and uniformly on the TFT substrate. Another technique is by delineating a dyed polyimide post on each TFT which not only maintains the proper spacing, but also serves a light blocking function. The color filter and the TFT array are assembled together with the pixels in the TFT array properly aligned with the pixels in the color filter. The two plates are also arranged to have the surface rubbing directions to be  $90^\circ$  relative to each other so the LC molecules will make a  $90^\circ$  twist going from one plate to the other. After pressing and curing, the assembly is vacuum filled with LC and plugged by a quick-setting Epoxy.

Many types of color filters have been reported in the literature for the color LC display applications which include dyed gelatin<sup>71</sup>, dyed polyimide<sup>72</sup>, electro deposition from a dispersion of polymer, dispersing agent and pigments<sup>73,74</sup>, and colored inks<sup>74</sup>. Among these, the most widely used type is the dyed gelatin color filter. A typical fabrication process<sup>71</sup> is as shown in Fig. 15.27. The gelatin layer has a thickness between 1-2  $\mu\text{m}$  and is dyed three times separately to obtain the three colors. To enhance the contrast of the cell, a black matrix between dyed pixels can be included. This black matrix is obtained either by using black dyed gelatin<sup>35</sup> or by fabricating the color filter on a substrate with a matrix of black chrome film<sup>75</sup>.



Typical transmissive spectra of a dyed gelatin color filter are shown in Fig. 15.28<sup>76</sup>. There are four common color pixel arrangements in a color filter as shown in Fig. 15.29<sup>77</sup>. Arrangement 3 is the most popular one for TV applications, while arrangement 4 is considered to be




Figure 15.27 A gelatin color filter fabrication process<sup>71</sup>







Figure 15.28 Transmissive spectra of a dyed gelatin color filter<sup>76</sup>




(1) Arrangement-1  
(vertical stripe)



(3) Arrangement-3  
(triangular)



(2) Arrangement-2



(4) Arrangement-4

Figure 15.29 Color pixel arrangements in a color filter<sup>77</sup>



suitable for graphic and alphanumeric applications. Another variation of the arrangement 4 color filter is replacing one of the green pixels with a white pixel to increase the light transmission of the ON state.

Despite early attempts to utilize guest-host LC materials<sup>75</sup> to achieve wider viewing angle, now almost all TFT-LC displays use the TN effect, primarily due to bulk resistivity considerations. In order to achieve the charge storage effect in each pixel in a refresh time frame, it is essential to have, in addition to low TFT OFF current, high resistance in each LC pixel<sup>34,78</sup>. The resistivity of the LC material needs to be greater than  $10^{11}$  ohm-cm at the operating temperature to achieve satisfactory operation. For a cell meeting military specifications, the operating temperature is required to be greater than 70°C. The resistivity of the LC material needs to be greater than  $10^{12}$  ohm-cm in room temperature. The resistivity of the LC material in a cell is also affected by the alignment polyimide material, the buffing material, the cleaning procedure after buffing and the sealing Epoxy. Great care in handling all these areas needs to be exercised to obtain the optimized cell performance.

#### 15.6 OPTICAL PERFORMANCE

Presently all AM LC devices use the TN effect primarily because of the high bulk resistivity requirement of the TFT-LC circuit. The front and back polarizers of the TN cell can be arranged to be either parallel or perpendicular to each other to obtain either the normally black or normally white effect. The electrooptical measurements of the LC cells with the two arrangements are shown in Fig. 15.30. Usually due to some charge loss in the LC capacitor in an addressing period, TFT-LC cells require slightly higher data voltages to maintain the same transmissivity as a direct-drive LC cell. Also, cross-polarized cells require higher data voltages than parallel-polarized cells to obtain the saturated dark OFF state. Color AM LC devices have been exclusively in the transmissive mode. To achieve the desired efficiency and brightness



in a color LC cell, RGB fluorescent lamps should be used as the back lighting. The spectral distribution of such a lamp is shown in Fig. 15.31<sup>79</sup>.




Figure 15.30 Transmittance vs. driving voltage of TN LC cells with parallel and crossed polarizers

In this lamp, specially mixed phosphors are used to generate light emission with spectra matched with the peak transmissions of the color filters to maximize the transmission efficiency <sup>5,79,80</sup>. There are both advantages and disadvantages comparing parallel vs.




Figure 15.31 Spectral distribution of a RGB lamp<sup>79</sup>



crossed polarizers. Fig. 15.32(a) and (b)<sup>81</sup> show the contrast ratios vs.  $\Delta n$  for cells with parallel and crossed polarizers respectively where  $\Delta n$  is the birefringence of the LC material and  $d$  the cell thickness in  $\mu\text{m}$ . As shown in the figures, the contrast of parallel-polarized cells has more stronger dependence on  $\Delta n$  than cross-polarized cells. Parallel-polarized cells require critical cell thickness control to obtain a very dark OFF state and an acceptable OFF state uniformity. Parallel-polarized cells also have more severe degradation of the OFF state at elevated temperatures when  $\Delta n$  is reduced.




Figure 15.32(a) Contrast ratios vs.  $\Delta n$  for cells with parallel polarizers<sup>81</sup>




Figure 15.32(b) Contrast ratios vs.  $\Delta n$  for cells with crossed polarizers<sup>81</sup>

Because of the anisotropy of the polarizers and the LC material, the appearance of LC cells is angle dependent. Fig. 15.33, and 15.34 show the transmittance vs. driving voltage curves for different viewing angles for cells with parallel and crossed polarizers respectively<sup>82</sup>. There are significant top to bottom brightness variations for both parallel- and crossed-polarizer modes. The left to right brightness variation is less for the crossed-polarizer mode than for the parallel-polarizer mode.

There are some color shifts of the display vs. viewing angles also. The comparison of the black colors of the OFF states of the






Figure 15.33 Cell brightness vs. driving voltage for different viewing angles for a cell with parallel polarizers.  $\theta$  is for top to bottom and  $\phi$  is for left to right viewing angles<sup>82</sup>




Figure 15.34 Cell brightness vs. driving voltage for different viewing angles for a cell with crossed polarizers.  $\theta$  is for top to bottom and  $\phi$  is for left to right viewing angles<sup>82</sup>

parallel- and crossed-polarizer cells is shown in Fig. 15.35<sup>83</sup>. As indicated in this figure, there are more color shifts of the OFF state in the parallel-polarizer mode than the crossed-polarizer mode.

Two reported display panels are used here to exemplify the TFT-LC cell performance. One is a Sharp panel using the crossed-polarizer arrangement<sup>83</sup>, the other a Matsushita panel using the parallel-polarizer arrangement<sup>35</sup>. The contrast ratio dependence of viewing angles of the Sharp panel is shown in Fig. 15.36. A contrast ratio over 100:1 was obtained.

The color coordinates of the cell back illuminated by a fluorescent lamp is shown in Fig. 15.37. The contrast ratio dependence of viewing angle and the color coordinates of the Matsushita cell are shown in Fig. 15.38 and 15.39 respectively. A contrast ratio of over 50:1 was reported.






Figure 15.35(a)




Figure 15.35(b)

The OFF-state color variations vs viewing angles of TFT-LC cells on the CIE chromaticity diagrams with (a) parallel (b) crossed polarizers<sup>83</sup>





Figure 15.36 Viewing angle dependence of contrast ratio for a crossed-polarizer TFT-LC cell<sup>83</sup>






Figure 15.37 CIE color coordinates of a crossed-polarizer TFT-LC cell back-illuminated by fluorescent lamps<sup>83</sup>




Figure 15.38(a) Viewing angle dependence of contrast ratio for a parallel-polarizer TFT-LC cell<sup>35</sup>




Figure 15.38(b) Viewing angle dependence of contrast ratio for a parallel-polarizer TFT-LC cell<sup>35</sup>




Figure 15.39 CIE color coordinates of a parallel-polarizer TFT-LC cell<sup>35</sup>



Another example of the cell performance optimization through  $\Delta n d$  adjustment is shown in Fig. 15.40 where a cell with  $\Delta n d = 1.49 \mu\text{m}$  yielded a black OFF state and the least viewing angle variation<sup>4</sup>. Another important feature of the TFT-LC display is the viewability under very bright ambient conditions. A contrast ratio of greater than 4:1 under 10,000 fc of diffused ambient illumination when viewed normal to the cell has been reported<sup>5</sup>. The typical response time of a TFT-LC cell is between 20-40 ms.




Figure 15.40 Background color change due to change in cell retardation<sup>4</sup>




Figure 15.41 Temperature dependence of the response time of an LC cell<sup>84</sup>

The performance of a TFT-LC cell is strongly affected by temperature. Fig. 15.41 shows the temperature dependence of the response times of an LC cell<sup>84</sup>. The cell has response times in the 1-2-second range at  $-40^{\circ}\text{C}$  and needs a heater to obtain satisfactory operation at cold temperatures. The ON and OFF currents of the TFT<sup>85</sup> and the resistivity, the threshold voltage (decreasing by about 0.1 v per  $10^{\circ}\text{C}$  increase) and the birefringence (decreasing by about 0.003 per  $10^{\circ}\text{C}$  increase) of the LC material all change significantly at elevated temperatures which cause strong temperature dependence of important cell characteristics such as contrast ratio, viewing angle



and color gamut. Nevertheless, operation of TFT-LC cells between  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  has been demonstrated.

Fig. 15.42-44 show the performance of a few representative TFT-LC cells.

### 15.7 STATUS AND FUTURE TREND

In the last few years, the development of TFT-LC devices has been progressing at an explosive pace. The sales of TFT-LC devices are predicted to be over 1 billion dollars in the early 1990's<sup>87</sup>. Presently, world-wide there are more than 25 companies actively engaging in AM LCD activities. Table 3 shows a list of recently reported AM LC devices<sup>34</sup>. The displays are getting larger and denser every year. The largest display size has been expanded to 14" diagonal<sup>3,4</sup>, the highest resolution to 400 lines per inch<sup>88</sup> and the most display pixels to 1.54 million<sup>4</sup>.

Currently, TFT-LC devices have been applied to direct-view TV, projection TV, computer displays, instrumentation displays and military avionic displays. In almost all of these applications, the color AM LC devices have adequate color gamut, grey scale capability, response time, resolution, power consumption and high-ambient viewability to compete with CRT's. The areas where improvements are required are manufacturing cost, large-size availability and viewing angle.

At this moment, the price of AM LC device is about more than 5 times higher than an equivalent-size CRT. This price differential needs to be reduced significantly to make AM LC devices widely acceptable to customers. The cost can be lowered through throughput improvements of the projection photoresist alignment exposing system and the PECVD deposition machine for the AM fabrication. The developments of integrating driver circuits on the same substrate as the AM by poly-Si devices or using the chip-on-glass technology can



reduce the driver electronics cost.

The fabrication of large-area devices up to 40" diagonal is primarily limited by the availability of processing equipment. Beside the requirement for development of some high conductivity metal layers for the row and column lines there should be no fundamental limitation for the expansion into large area. Another approach to large-area displays is by projection which can use small size displays. Several very impressive projection displays have already been demonstrated<sup>88, 89</sup>.

Table 15.3. Current TFT-LC Activities

<u>COMPANY</u>	<u>DIAGONAL SIZE (in.)</u>	<u>RESOLUTION</u>	<u>ACTIVE MATERIAL</u>	<u>DISPLAY TYPE</u>	<u>STATUS</u>
CNET	4.2	288x320	a-Si:H	Color TV	Lab demo
Fujitsu	6.0	240x960	a-Si:H	Color TV	Lab demo
GE	8.8	1024x1024	a-Si:H	Color Graphic	Prototype
GEC (UK)	4.9	256x256	poly-Si	Mono Graphic	Lab demo
Hitachi	5.0	240x480	a-Si:H	Color TV	Product
	6.3	600x640	a-Si:H	Color TV	Prototype
	10.4	480x640x3	a-Si:H	Color Graphic	Prototype
Holsden	9.5	960x960	a-Si:H	Color Graphic	Prototype
	9.7	1024x1024	a-Si:H	Color Graphic	Prototype
Litton	9.5	400x640	CdSe	Mono Graphic	Prototype
LETI	5.1	288x488	a-Si:H	Color Graphic	Lab demo
Matsushita	3.0	240x378	a-Si:H	Color TV	Product
	12.5	480x640	a-Si:H	Color TV	Lab demo
	2.3	960x1422	a-Si:H	Projection	Lab demo
Mitsubishi	10.2	450x1920	a-Si:H	Color Graphic	Lab demo
NEC	4.3	378x480	a-Si:H	Color TV	Lab demo
	12.0	240x320x3	a-Si:H	Color Graphic	Lab demo
NTT	14.0	1500x1680	a-Si:H	Color Graphic	Lab demo
OIS	3.0	372x260	a-Si:H	Color TV	Prototype
	10.0	660x680	a-Si:H	Mono Graphic	Prototype
	10.0	660x680	a-Si:H	Mono TV	Lab demo
Oki	9.0	400x640x3	a-Si:H	Color Graphic	Lab demo
Phillips	5.0	288x468	a-Si:H	Color TV	Prototype
	1.9	454x480	poly-Si	Projection	Lab demo
Sanyo	6.0	480x640	a-Si:H	Color TV	Prototype
Sarnoff Res. Ctr.	3.2	192x192	poly-Si	Color Graphic	Lab demo
Seiko Epson	2.1	240x240	poly-Si	Color TV	Product
	5.1	440x480	poly-Si	Color Graphic	Prototype
	9.5	480x960	poly-Si	Color Graphic	Lab demo
	9.4	220x320	poly-Si	Color TV	Product
Seiko Inst.	14.0	440x1950	a-Si:H	Color TV	Lab demo
Sharp	3.0	240x384	a-Si:H	Color TV	Product
	5.0	480x640	a-Si:H	Color TV	Product
	14.0	960x1284	a-Si:H	Color TV	Prototype
Stanley	6.0	440x640	a-Si:H	Color Graphic	Prototype
Toshiba	4.0	220x480	a-Si:H	Color TV	Product
	6.5	440x720	a-Si:H	Color TV	Prototype
	9.5	1024x1024	a-Si:H	Color Graphic	Lab demo
Toshiba/IBM	14.3	1100x1440	a-Si:H	Color Graphic	Lab demo



Viewing angle dependence is an inherent nature of TN LC display. Presently, the viewing angle dependence of TFT-LC devices is only acceptable for personal-viewing applications, but is not adequate for larger, multi viewer uses. The dependence on viewing angle can be minimized by optimizing cell thickness vs. LC anisotropy. Some other LC effects incorporated with AM addressing will be developed in the future which can drastically improve the viewing angle performance.

#### 15.8 CONCLUSION

In the last few years, the AM LC device has made tremendous progress and is emerging as a strong contender to challenge the CRT. In many areas such as weight, power consumption, viewability under strong ambient light, response time, color gamut and cell brightness, TFT-LC devices have equivalent or superior performance than CRT's. TFT-LC devices still need to improve on their manufacturing cost, large size availability and viewing angle dependence to be widely accepted by users.

#### 15.9 ACKNOWLEDGMENTS

The author would like to thank T. Credelle for reviewing and B. O'Brien for preparing the manuscript.

#### 15.10 REFERENCES

1. E. Kaneko, Mol. Cryst. Liq. Cryst., 81, P. 139 (1986)
2. Y. Nagae, et al., SID '89 Digest, P. 386 (1989)
3. T. Nagayasu, et al., IDRC '88 Conf. Record, P. 56 (1988)
4. K. Ichikawa, et al., SID '89 Digest, P. 226 (1989)
5. E. Haim, et al., AIAA/IEEE, 8th Digital Avionics Systems Conf., P. 564 (1988)
6. D.R. Baraff, et al., 1980 Biennial Display Res. Conf., P. 109 (1980)



7. S. Togashi, et al., SID '84 Digest, P. 324 (1984)
8. N. Szydia, et al., Japan Display '83 Proc., P 416 (1983)
9. Z. Yaniv, et al., SID '88 Digest, P. 420 (1988)
10. M. Toyama, SID '87 Digest, P. 155 (1987)
11. S. Morozumi, et al., Japan Display '83 Proc., P. 404 (1983)
12. J.E. Lilienfeld, U.S. Patent 1900 018, Mar. 1933
13. O. Heil, British Patent 439 457, Dec. 1935 (German Patent date 1934)
14. P.K. Weimer, Proc. IRE, 50, P. 1462 (1962)
15. R. Zuleeg, Solid-State Electron., 6, P. 645 (1963)
16. H. Koelmans and H.C. de Graaff, Solid-State Electron., 10, P. 997 (1967)
17. C.A. Neugebauer, et al., Thin Solid Films, 2, P. 57 (1968)
18. B.J. Lechner, Proc. IEEE, 59, P. 1566 (1971)
19. A.G. Fisher, et al., Conf. Rec. IEEE Conf. on Display Devices (New York), P. 64 (1972)
20. A.G. Fisher, U.S. Patent 3,840,695, Oct. 1974
21. T.P. Brody, et al., IEEE Trans. Electron Devices, ED-20, P. 995 (1973)
22. T.P. Brody, et al., IEDM, Washington D.C., (1972)
23. T.P. Brody, et al., IEDM, Washington D.C., P. 200 (1975)
24. T.P. Brody, et al., SID '74 Digest, P. 166 (1974)
25. F.C. Luo, et al., SID '78 Digest, P. 94 (1978)
26. F.C. Luo and W. Hester, Trans. Electron Devices, 27, P. 223 (1980)
27. F.C. Luo and D. Hoesly, SID '82 Digest, P. 46 (1982)
28. F.C. Luo and K. Richardson, SID '83 Digest, P. 184 (1983)
29. F.C. Luo, et al., SID '85 Digest, P. 286 (1985)
30. S. Weber, Electronics, May, P. 97 (1989)
31. F.C. Luo, P. Pultorak and E. Freeman, IEEE, Trans. Electron Devices, 30, P. 202 (1983)
32. Y. Baron, et al., Proc. Japan Display '86, P. 68 (1986)
33. T. Shimasaki, et al., Proc. Japan Display '88, P. 78 (1988)
34. T.L. Credelle, IDRC '88 Conf. Record, P. 208 (1988)
35. S. Hotta, et al., SID '86 Digest, P. 296 (1986)



36. T. Yanagisawa, K. Kasahara and M. Kajimura, Proc. Japan Display '86, P. 192 (1986)
37. M.J. Powell, Proc. Eurodisplay '87, P. 63 (1987)
38. W.E. Howard, P.M. Alt and R.L. Wisnieff, IDRC '88 Conf. Record, P. 230 (1988)
39. D. Castleberry, G. Possin, SID '88 Digest, P. 232 (1988)
40. T. Katagishi, et al., SID '86 Digest, P. 285 (1986)
41. C. Hilsum and R. Ven der Poel, Displays, Jan. 86, P. 37 (1986)
42. N. Bryer, et al., Proc. Japan Display '86, P. 80 (1986)
43. J.F. Clerc, T. Leroux and B. Diem, Proc. Japan Display '86, P. 84 (1986)
44. H. Nakajima, et al., SID '89 Digest, P. 234 (1989)
45. Y. Matsueda, et al., SID '89 Digest, P. 238 (1989)
46. O. Tomita, et al., SID '89 Digest, P. 151 (1989)
47. S. Morozumi, SID Seminar Lecture Notes, II, P. 102 (1989)
48. P.G. LeComber, et al., Electron Lett., 15, P. 179 (1979)
49. F. Funada, et al., SID '86 Digest, P. 293 (1986)
50. T. Sakai, et al., Proc. Japan Display '86, Post-dealine 3 (1986)
51. T. Sunata, et al., Proceedings of SID, 27, P. 229 (1986)
52. H. Moriyama, et al., SID '89 Digest, P. 144 (1989)
53. M.J. Powell, Appl. Phys. Letter, 43, P. 597 (1983)
54. K. Suzuki, et al., IDRC '85 Conf. Record, P. 14 (1985)
55. F.C. Luo, et al., IEEE Trans. Electron Devices, 28, P. 740 (1981)
56. T. Chikamura, et al., Proc. Matl. Res. Soc. Symp., 95, P. 421 (1987)
57. S. Morozumi, et al., SID '83 Digest, P. 156 (1983)
58. S. Morozumi, et al., Proc. Japan Display '86, P. 196 (1986)
59. H. Ohshima, et al., SID '88 Digest, P. 408 (1988)
60. P. Migliorato, Proc. Eurodisplay '87, P. 44 (1987)
61. M. Yuki, et al., Proc. IDRC '88 Conf. Record, P. 220 (1988)
62. M. Takabatake, et al., Proc. Japan Display '89, P. 156
63. J. Ohwada, et al., IDRC '88 Conf. Record, P. 215 (1988)
64. Y. Matsueda, et al., SID '89 Digest, P. 238 (1989)
65. S. Morozumi, Proc. Japan Display '89, P. 148 (1989)



66. L.T. Lipton, and N.J. Koda, SID '73 Digest, P. 46 (1973)
67. J. Spachmann, et al., SID '87 Digest, P. 147 (1987)
68. J. Vanfleteren, et al., Proc. Eurodisplay '87, P. 165 (1987)
69. P.R. Malmberg, et al., SID '86 Digest, P. 281 (1986)
70. S. Morozumi, et al., IDRC '83 Conf. Record, P. 404 (1983)
71. T. Uchida, et al., IEEE Trans. Electron Devices, ED-30, P. 503 (1983)
72. W.J. Latham, et al., SID '87 Digest, P. 379 (1987)
73. M. Miyamura, "Manufacture of Color Filter", Jap. Pat. appl. 59-78 312
74. H. Kamamori, SID '84 Digest, P. 215 (1984)
75. T. Sunata, et al., IDRC '85 Conf. Record, P. 18 (1985)
76. Toppan Printing Co.
77. S. Tsuruta, et al., IDRC '85 Conf. Record, P. 24 (1985)
78. J. Varney and K.E. Crary, SID '89 Digest, P. 163 (1989)
79. F. Inoue, et al., SID '88 Digest, P. 318 (1988)
80. W.W. Piper, SID '88 Digest, P. 326 (1988)
81. A. Lien and S. Suzuki, Proc. Japan Display '89, P. 286
82. Y. Miyata, et al., SID '89 Digest, P. 155 (1989)
83. M. Katayama, et al., SID '88 Digest, P. 310 (1988)
84. J. Sasuga, et al., Proc. Japan Display '89, P. 510 (1989)
85. K. Katoh, SID '88 Digest, P. 238 (1988)
86. F.C. Luo, et al., SID '88 Digest, P. 235 (1988)
87. J.A. Castellano, Stanford Resources, Inc.
88. F. Emoto, et al., Proc. Japan Display '89, P. 152 (1989)
89. Y. Takubo, et al., Proc. Japan Display '89, P. 584 (1989)



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☒ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**